От: D&R SoC NewsAlert [SoC-NewsAlert@design-reuse.com]
Отправлено: 28 сентября 2004 г. 12:34
Кому: Michael Dolinsky
Тема: D&R SoC News Alert - September 28, 2004
DR SoC News Alert
Design And ReuseDesign And ReuseDesign And Reuse
EETimes Network
September 28, 2004    


Welcome to issue of September 28, 2004 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

SPONSORED BY: TRUE CIRCUITS, INC.

True Circuits, Inc. offers a family of award-winning clock generator, deskew, low-bandwidth and spread-spectrum PLLs and DDR DLLs that spans nearly all performance points and features typically requested by ASIC and FPGA designers.
These high-quality, low-jitter, silicon-proven hard macros are available for immediate delivery in a range of frequencies, multiplication factors, sizes and functions in TSMC, UMC and Chartered processes from 0.25um to 90nm.
Call (650) 691-2500 or visit http://www.truecircuits.com/dr9.

Ethernet L2 Switch System IP from MorethanIP GmbH
AES Encryption/Decryption Core (up to 4 Gbps throughput) from Elliptic Semiconductor
JTAG - e Verification Component from HDL Design House
USB2.0 PHY FS-HS 3.3-1.8-1.8 UTMI ETR from ChipIdea Microelectronics
CAN Bus Controller with Message Filter (Optimized for FPGA Implemetation) from Inicore, Inc.
DSP System Platform for Wireless and Digital Multimedia Applications from Ceva, Inc.
Verification Solution for Advanced Switching in Verilog from nSys
Wanted IPs :
  • FM demodulator
  • How FPGAs empower system-level design
    Digitally Controlled Analog Provides a New Methodology for Embedded Systems in Subwoofer Applications
    Digitalizing analog circuits cuts chip area
    Digital circuits make analog array configurable
    Analyzing High-Speed Serial Links (Rambus)
    Understanding the reuse of a DSP architecture for different designs (Ceva)
    Who Benefits from SoCs?
    Estimated 40% of IC makers will disappear, says Gartner
    IP/SOC PRODUCTS
    FS2 Introduces Logic Navigator Trace and Debug Solutions
    ARC International Introduces ARCsound: Licensable Digital Audio Subsystem
    StarCore Delivers a New Architecture with Improved Multimedia Performance and System Features
    M2000 starts offering IP cores and tools that marry ASIC and FPGA design
    ChipIdea's 210MHz Analog Interface for Flat Panel Displays Validated in Silicon at 0.18um TSMC
    LSI Logic Adds High Speed USB 2.0 Host Controller Core to IP Library
    Paxonet announces industry's largest IP core portfolio for data and telecomunications
    MorethanIP releases the industry's first Ethernet L2 Switch Engine for Programmable Logic Devices and structured ASIC
    Faraday Announces Its Proprietary WirelessLAN SoC Application Platform
    Jennic to demonstrate Serial RapidIO IP in silicon
    STRUCTURED ASIC
    AMI Semiconductor Launches XPressArray-II for Conversion of High-Density FPGAs and Design of Mid-Density ASICs
    Fujitsu and Synplicity Join Forces to Deliver Customized Amplify Product for Fujitsu AccelArray Structured/Platform ASICs
    Magma Adds ChipIdea to Growing List of ''Magma-Ready'' IP Providers
    DEALS
    Palm OS licensed to three device vendors
    Qualcomm licenses Microsoft audio, video codecs
    MIPS Technologies and Agilent Technologies Announce Agreement on 32- and 64-Bit MIPS-Based Embedded Processor Cores
    Axon Technologies Corp. Announces Infineon as New Licensee of Programmable Metallization Cell Nonvolatile Memory Technology
    BUSINESS
    Bitboys Licenses Graphics Processor Technology from Ericsson
    PEOPLE
    Innovative Silicon hires Mark-Eric Jones as CEO
    STMicro to reorganize as senior executives depart
    Elixent appoints VP of Worldwide Sales to expand customer base
    DESIGN SERVICES
    Nuvation Opens Engineering Design Center in Waterloo, Ontario, Canada
    SensorDynamics chooses Accent to get access to TSMC's semiconductor technologies
    eInfochips Announces DSP-Karma, a fast-track to realizing DSP innovations
    EMBEDDED SYSTEMS
    Panasonic Develops Industry's First Integrated Platform For Next-Generation Consumer Electronics
    FOUNDRIES
    SMIC opens 300-mm wafer fab in Beijing
    FPGA/CPLD
    Actel FPGAs Selected by Indesign for Innovative Wireless High-Fidelity Streaming Audio Platform
    Xilinx Ships One Million Spartan-3 FPGAs - Delivers PLD Industry's First 90nm Family In High Volume
    EDA
    CoWare Announces New Generation of SPW for Digital Signal Processing (DSP) Application Design
    OTHER
    Tensilica to Showcase Industry Leading DSP Core Performance at GSPx 2004 Conference
    VoiceSignal joins ARM Connected Community

    SPONSORED BY: TEMENTO SYSTEMS

    Temento Systems, innovative provider of test, debug and verify solutions for FPGA and Hardware Platforms now offer two Edition of its DiaLite On-Chip Instrumentation tool. The new HDL Fault Finder IP included into the Power Edge Edition allows accurate monitoring and display of logic events contained into your HDL code. Designers have now the possibility to insert Watchpoints and Breakpoints on the instruments and into the code, and make it run concurrently to the instrumentation.

    Click here to know more about Temento






    IP/SOC 2004
    Grenoble, France
    December 8-9, 2004


    D&R Silicon IP / SoC Catalog :
    The world's largest directory of Silicon IP (Intellectual Property), SoC Configurable Design Platforms and SOPC Products from 200 vendors

    D&R Software IP Catalog :
    A catalog of Hardware dependent Software (HdS) ranging from embedded OS to Communication Stacks and Application Software

    D&R Verification IP Catalog :
    Speed up your verification of protocol-centric designs by finding the specific Verification IP you need (already more than 100 products listed !!!)



    Search for Silicon IP

    Search for Verification IP

    Search for Software IP

    Find an Expert

    Industry Articles

    Latest News

    Tool Demos

    Free IP Cores


    DESIGN AND REUSE S.A.

    Corporate Headquarters:
    12 rue Ampere
    BP 267
    38 016 Grenoble Cedex 1
    FRANCE
    Tel: +33 476 21 31 02
    Fax: +33 476 49 00 52

    US office:
    5600 Mowry School Road
    Suite 180
    Newark, CA 94560
    USA
    Tel: +1 510 656 1445
    Fax: +1 510 656 0995


    REGISTER:
    If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: http://www.us.design-reuse.com/users/signup.php

    UPDATE YOUR PROFILE / UNSUBSCRIBE :
    You are subscribed as dolinsky@gsu.by and you receive this Alert once a week in html format.

    * If you wish to unsubscribe, you can do it there

    * If you need to change the e-mail address at which you receive this newsletter, you can do it there

    * If you need to update your user profile for receiving this letter on another time basis or in another format, you can do it there

    The SoC News Alert can be delivered :
    - Twice a week, once a week or once a month
    - In html or text format

    COMMENTS / SUGGESTIONS / QUESTIONS:
    Anything about the contents of this alert can be directed to : support@design-reuse.com

    PASS IT ON. . .
    Feel free to forward this newsletter to your colleagues.